
COMPACT DISC PLAYER

DP-8020 SERVICE MANUAL

KENWOOD

© 1989-10 PRINTED IN JAPAN B51-3991-00 (O) 3223



In complicance with Federal Regulations, following are reproductions of labels on, or inside the product relating to laser product safety.

* Refer to parts list on page 72.

KENWOOD-Corp. certifies this equipment conforms to DHHS Regulations No. 21 CFR 1040, 10, Chapter 1, Subchapter J.

DANGER: Laser radiation when open and interlock defeated.
AVOID DIRECT EXPOSURE TO BEAM.


CONTENTS

CONTROLS AND INDICATORS	3
DISASSEMBLY FOR REPAIR	
1. How to remove the operation unit	4
2. How to remove mechanism ass'y	5
3. How to replace laser pick up	
4. Replacement procedure of yoke ass'y	
5. Removing the sub chassis and	
the insulators	8
6. Replacing the disk motor	
BLOCK DIAGRAM	10
CIRCUIT DESCRIPTION	
1. Description of components	11
2. CD player unit (X32-1500-22)	
3. Set mode flowchart	16
4. Test mode	
5. Microprocessor μPD75216ACW-295	
(X25-3820-00 : IC1)	22
6. RF AMP. CXA1081S	
(X32-1500-22 :IC104)	24

7. Servo control CXA1244S	
(X32-1500-22 : IC103)	26
8. Digital Signal processor LSI CXD1165Q	
(X32-1500-22 : IC11)	29
9. 18bit serial input D/A converter PCM1701	P
(X32-1500-22 : IC6,IC7)	32
10.8x over-sampring digital filter SM5813AP	
(X32-1500-22 : IC11)	
11. D.P.A.C IC KAG01 (X32-1500-22 : IC13)	
MECHANISM OPERATION DESCRIPTION	42
1. Tray OPEN operation	43
ADJUSTMENT	
RERSPECTIVE OF PC BOARDS	
PC BOARD (COMPONENT SIDE VIEW)	
PC BOARD (FOIL SIDE VIEW)	55
EXPLODED VIEW (MECHANISM)	70
EXPLODED VIEW (UNIT)	71
PARTS LIST	72
SDECIEICATIONS BACKOO	\r_D

DP-8020 DP-8020

CONTROLS AND INDICATORS



OPEN/CLOSE key Used to open and close the

STOP key

DISPLAY OFF key

POWER switch

If the DISPLAY OFF key is pressed during disc play, the display is extinguished.

0

PHONES jack

- If the DISPLAY OFF key is pressed at any time other than during disc play, the display will not be extinquished.
- When an operation key is pressed (excluding adjustment of the OUTPUT LEVEL control) while the display is in the DISPLAY OFF state, the display appears for a few seconds.
- When the display is in the DISPLAY OFF state during program play, the display appears for approximately 2 seconds at the beginning of each

PLAY/PAUSE key

Used to switch alternately between CD play mode and pause mode.


Play/pause indicator (▷)

The DISPLAY OFF state is canceled when the DISPLAY OFF key is pressed again or when the OPEN/CLOSE key ▲ or STOP key ■ is pressed.


DISASSEMBLY FOR REPAIR

- 1. How to remove the operation unit 1. Remove the 4 screws (1).
- 2. Pull out the 2 flexible Cables (2).


3. Push the projection of the front panel and remove the panel (3).



- 4. Remove 5 screws (4).
- 5. Slide the projections and remove pc board ass'y (5)




6. Push the projection of pcb holder (6) and remove pc board ass'y.



DP-8020 DP-8020


DISASSEMBLY FOR REPAIR

- 7. Remove the nut and knob ().
- 8. Remove the screw (8) and volume control pc board ass'y.
- 9. Remove the screw (9) and output pc board ass'y.




2. How to remove mechanism ass'y

- 1. Turn the gear of clamp-motor to clockwise by hand (1).
- 2. Push the left back of the tray (2).
- 3. Remove the 2 screws (3) and the dressing panel.
- 4. Set the tray to closed position (4).



- 5. Remove 4 connectors (5).
- 6. Remove shipment safety screw (6).
- 7. Remove 4 screws () and mechanism ass'y.




DISASSEMBLY FOR REPAIR


3. How to replace laser pickup


 When checking or removing the laser pickup, first set the slide switch to SHORT position on mechanism pc-board.


Note: If repair finished, reset the slide switch to original position.



3. Unsolder the 5 leads from (1) bottom of mechanism (blue:2, red:2, black:1, total:5) and remove push rivets (2).









- 5. lift up the pick up and solder the short land (3) and next pull out connector (4).
- 6. When replace the pickup, first set the connector (4) and the unsolder the solder bridge on the short land

Note: Don't touch the part of laser diode of pickup when handling it (). Don't screw tightly the pickup mounting screws when mounting it. Because the screw bent and the pickup don't fixed proper position.



DISASSEMBLY FOR REPAIR

Solder5 leads and fix the push rivet to original positon.
 Note: Check the slide switch position when mechanism ass'y mounted.




4. How to replace yoke ass'y

1. 4 leads conncted to yoke ass'y (1) (red: 2, blue: 2, total: 4)

Note: If any pin of yoke ass'y is heated for an period of time or is subject to the application of an excessive force, it may be broken or come off.

- 2. Remove the four screws(**B**) fixing the laser pickup holder and yoke assi'es.
- 3. Remove the four screws () at the sensor section yoke ass'y and drive section yoke ass'y.


Note: In each yoke ass'y a coil magnet is incorporated. If disassembled, a load can be applied in the sliding action or unwanted matter (screw, lead cutting dusts, etc.) can adhere to the magnet. Moreover, after completion of repair, also check whether or not unwanted matters such as screw, lead cutting dusts, etc. adhere to the magnet.



DISASSEMBLY FOR REPAIR

5. Removing the sub chassis and the insulators


1. As shown on the right, remove the four tapping screws (1), and the laser pickup section will be detached together with the sub chassis ass'y to which it is installed.




6. Replacing the disc motor

1. Remove the three screws (1) fixing the sub chassis ass'y, then replace the disc motor ass'y.

Note: When installing the new disc motor, be sure to positively mount it in alignment with the two grooved portions of the sub chassis ass'y.



DP-8020 DP-8020 BLOCK DIAGRAM



1. Description of components

1-1. CD PLAYER UNIT (X32-1500- 22)

Ref. No.	Part. No.	Use/Function	Operation/Condition/Compatibility
IC1	NJM4565D	Power Supply	For analog circuit of DAC.
IC2, 3	NJM4565D	L.P.F	2nd low pass filter and amplifier for output.
IC4, 5	NJM4580D	I - V Converter	Conversion of D/A converter current output into voltage from. (Refer to
			D.P.A.C at page 14)
IC6, 7	PCM1701P	DAC	Conversion of 18bit digital data into analog one.
IC8	NJM4565D	Power supply (+5V)	For oscillation (IC10), Digital filter (IC9) and HIC.
IC9	SM5813AP	Digital filter	Convert 16bit FS to 20bit 8FS.
IC10	TC74HCU04AP	Oscillation	Oscillation master clock 16.9344MHz and applied clock signal to IC9,11,
			and 13.
IC11	CXD1165Q	Digital signal processor	All digital signal processing operation, Including the EFM data demodulator,
			error correction, interpolation circuit, PLL, CLV, Digital output jitter free.
IC12	NJM4565D	Power supply (+5v)	For IC11,15 and IC14 of PLL and CLV.
IC13	KAG01	Bit converter	Add 2bit to 18bit DAC and 18bit to 20bit jitter free. (refer to circuit descrip
			tion at page 39)
IC14	NJM4565D	PLL, CLV servo	Servo amplifier for disk motor and control VCO freq. by phase comparation
			signal.
IC15	TC74HC00AP	Data select	No use for repair.
IC101	NJM4558D	Power supply (+5V)	For servo circuit.
IC102	μPD4053BC	Defect circuit	If RF signal defect (IC104 Defection), servo circuit is open and playback goes
	•		on.
IC103	CXA1244S	Servo signal processor	Control of focusing error tracking servo and feed servo pulses for servo
		processor	control.
IC104	CXA1081S	RF amplifier	Focusing error signal generator, tracking error signal generator, RF
			signal generator and phase compensation.
IC105	NJM4558D	Motor control	For motor of OPEN/CLOSE and one of UP/DOWN.
IC106	TC74HC00AP	Buffer amplifier	For EFM signal to signal processor.
IC109	NJM4558D	Amplifier	For sled drive of pickup travel.
IC110	NJM4558D	Amplifier	For focus actuator drive and disk motor.
IC201	NJM4565D	Amplifier	For headphone.
Q1	2SB941	Power supply (+)	For analog circuit.
Q2	2SD1266	Power supply (-)	For analog circuit.
Q3	DTC124EN	Inter face	For emphasis and micro processor.
Q4	2SC1740S	Inter face	For relay, micro processor and relay drive.
Q5, 6	2SC2878	Switch	For emphasis.
Q7, 8	2SA1206	Inter face	For sample-hold circuit and interface of clock signal.
Q9, 10	2SK246	Power supply	When Q7, 8 are off condition, Q11, 12 are off.
Q11, 12	2SK152	Switch	Control the gate Q7~10. If on, sample mode. If off, hold mode.
Q13, 14	2SC3940A	Power supply (+5)	For DAC.
Q15	2SC3940A	Power supply (+5)	For digital filter (IC9).
Q16	2SC3940A	Power supply (+5V)	For oscillation (IC10).
Q17	2SA1534A	Power supply (–5V)	For PLL and CLV.
Q18	2SC3940A	Power supply (+5V)	For PLL, CLV and signal processor.
Q19	2SK246	Power supply (+5V)	
Q20	2SA933S	Muting amplifier	Control output of optical when power on. Buffer amplifier for optical output.
Q21	2SC733 (A)		
Q101	2SA1534A	Power supply (+5)	For servo circuit.
Q102	2SC3940A	Power supply (-5V)	For servo circuit.
Q103	2SD1944	Power supply (+5V)	For FL-indicator.
Q104	2SA1534A	Power supply (-30V)	For FL-indicator.
Q105	2SA1534A	Buffer	Drive motor of VOLUME.
Q106	2SC3940A		
Q107	2SA1534A	Buffer	Drive motor of tray.
Ω108	2SC3940A		

CIRCUIT DESCRIPTION

Ref. No.	Part. No.	Use/Function	Operation/Condition/Compatibility
Q109	2SA1534A	Buffer	Drive feed motor.
Q110	2SC3940A		
Q111	2SA1534A	Buffer	Drive actuator of tracking.
Q112	2SC3940A		ů de la companya de l
Q113	2SA1534A	Buffer	Drive actuator of focusing.
Q114	2SC3940A		9
Q115	2SA1534A	Buffer	Drive disk motor.
Q116	2SC3940A		
Ω118	2SA11534A	Buffer	For laser diode and ALPC.
Q119	2SC1740S (Q, R)	Switch	When focus servo is on FE BIAS circuit works.
	2SC945 (A) (Q, R)		
Q201	2SC3666	Buffer	For head phone.
Q202			
Q203	2SA1426		0
Q204			

1-2. DISPLAY AND μ -COM UNIT (X25-3820-00)

Ref. No.	Part. No.	Use/Function	Operation/Condition/Compatibility
IC1	μPD75216ACW-295	Micro processor	(Refer to circuit description at page 22)
IC2	M51951ASL	Reset IC	For reset of micro processor.
Q1, 2	2SC1740S (Q, R)	Buffer	For indicator of pin 1 and 9.
	2SC945 (A) (Q, R)		
Q3, 4	DTA124EN	Buffer	For PAUSE LED.
Q5	DTA124EN	Buffer	For VOLUME LED.

2. CD player unit (X32-1500-22)

· Pickup carry circuit by linear motor

The speed sensor generates a voltage proportional to the moving speed of the pickup mount. More, since this voltage is yet low in level, it is amplified at IC109(1/2).

Therefore, the voltage at point (A) becomes the signal standing for the moving speed of the pickup mount. This speed signal is inverted and amplified, and further the drive coil is driven so that the pickup amount is servo-controlled in respect to the moving speed.

The power OP amplifier of IC107 (LA6500) is used to extend the dynamic range of driving the drive coil of the linear motor. The voltage at point B serves as the moving speed reference of the pickup amount. In addition, the pickup amount moves at a speed proportional to the voltage at point B.

Example: When the voltage at point (B) is 0V, the pickup mount does not move, whereas when it is positive, the pickup mount moves inwards at a speed proportional to that voltage.

The voltage at point (B) is the same as the voltage driving the pickup carry motor in a conventional mechanism and can be represented to a servo block diagram as shown in Figure 1. which manifests a direct feedback system.

Thus, if value \triangle is sufficiently large, \triangle = \triangle .




Fig. 1




Fig. 2 Pickup carry circuit by linear motor

CIRCUIT DESCRIPTION

D.P.A.C (Digital Pulse Axis Control) circuit

Two different distortions are attendant on the conversion of the digital signal into an analog signal. One is a distortion on the level axis (voltage axis), which is determined mainly by the resolution of the D/A converter, and in case of using a ladder resistor type, by its error.

The other is a distortion on the time axis, which is not so prevailing as to appear on the distortion meter but has great influence on the sound quality. It is the D.P.A.C that is to operate as a circuit to improve this point.




Fig. 3 Error (distortion) on voltage axis

Figure 3 shows the error (distortion) on the voltage axis of the D/A converter output for the original sound, and Figure 4 shows the error (distortion) on the time axis of the D/A converter output for the original sound.

As seen from this, even with a variation in time axis, there appears a regenerated waveform different from the original sound.




Fig. 4 Error (distortion) on time axis

• D.P.A.C by sample holding (S-H) circuit

The model of this time has the D.P.A.C circuit on the basis of an S-H circuit which has been more improved than the conventional D.P.A.C.

This new S-H circuit has the same composition as the conventional one. The difference between them is that the former uses the clock obtained by dividing the master clock for the sample holding signal which does not have jitters. This clock is converted into an analog signal, than its time axis corrected (its jitters are eliminated). The D/A conversion is carried out at 8 FS, but the sample holding clock is set to 16 FS. Accordingly , the noises generated in the S-H circuit is raised to 16 FS, thus the effects on the audio signal is minimized.





Fig. 5



• 20-bit D/A converter

This 20-bit D/A consists of a 18-bit D/A converter and additional external 2 bits [19SB and 20SB (LSB)].

If the data of 20 bits output from the digital filter are input as they are to the 18-bit DAC, 2- bits flow over. Accordingly, the data must be reduces by 2 bits. They are reduced by HIC and KAG01. HIC sends

the 18-bit data, ranging from MSB to 18SB, to DAC (PCM 1701P).

Remaining 19SB and 20SB are detected and output in the conversion timing of DAC (WDCK), then they are weighed by resistance added to the output of DAC. By this operation, IC5 outputs 20bits.





Fig. 7


CIRCUIT DESCRIPTION



4. Test mode

With the DP-8020, the microprocessor can be set to test mode by short-circuiting pin 7 and pin 8 of the CD PLAYER UNIT (X32-1500).

Note: "Set mode" shows the normal status.




4-1. Key and functions valid in test mode

No.	Input key	Function	Track No. display
1 PLAY		(1) Focusing servo ON (2) Tracking servo ON (3) Feed servo ON	PLAY () Key lights Display for a few seconds after Disk track No.and time are displayed
2	STOP	Jamp to the first stop of TEST mode.	TRACK NO.
3	UP ₩	(1) Focusing servo ON (2) Tracking servo OFF (3) Feed servo OFF	TRACK NO. PAUSE (II) blinking P.C lights.
4	DOWN H	(1) Tray Opened (2) Laser ON The TEST mode goes on when the tray is closed by pressing the tray.	TRACK NO. [] [] REPEAT lights
5	FF →	In the STOP mode, moves the pickup slightly toward the outer position of disc.	
6	FB ≪	In the STOP mode, moves the pickup slightly toward the inner position of disc.	
7	OPEN/CLOSE	When the tray is opened and the closed again in test mode, Track Nos 2, 7,8 9,11,14, and 16 are automatically programmed.	
8	DISPLAY OFF	All of FL's segments are light and PLAY and PAUSE indicator light.	


CIRCUIT DESCRIPTION

- 4-2. Flow chart of test mode
- Flow chart from tray OPEN status after power ON




CLS: Tray close detect switch
OPEN: Tray open detect switch

• Focus search & focus servo ON




CIRCUIT DESCRIPTION


Tracking servo ON




Disc motor STOP



• From loading of Q data to display




 In a usual case, since the tray was pushed when the tray is OPEN until STOP display is made.



CIRCUIT DESCRIPTION

5. Microprocessor μPD 75216ACW-295(X25-3820-00 : IC1)

5-1. Terminal connection diagram



5-2. Explanation of terminals

Pin No.	Pin Name	1/0	Function					
1~4	Pd~Pa	0	FL segment control pins (also for key signal).					
5	SENSE	i	Signal processing, pin to detect the SENSE signal from servo IC.					
6	WFCK	1	Q data read-out clock pulse input pin.					
7	SUBQ	ı	Q data input pin.					
8	SLTSW	ı	Pickup stops (STOP: "H").					
9	RCI	- 1	Remoto control input pin.					
10	SCOR	1	Sub-code frame sync detection signal input pin.					
11	FOK	ı	RF amplifier FOK signal input pin (At focus OK : "H").					
12	GFS	ı	Frame sync signal input pin (In frame sync : "H").					
13	REMUTE	0	Relay mutes (ON: "L").					
14	EMPH	0	De-emphasis control pin (ON: "L").					
15	DIRC	0	Servo IC DIRC pin .					
16	VLDWN	0	Volume control level goes down.					
17	BUSY	1/0	BUSY signal of serial data. (System control)					
18	SDATA	1/0	Data signal of serial data. (System control)					
19	OPNSW	ı	Tray open switch (When open : "L").					
20	CLSSW		Tray close switch (When close : "L").					
21~24	KD0~KD3		Key matrix key return input pins.					
25	DATA	0	Signal processing, servo IC control output pin (Control data signall).					
26	XLT	0	Signal processing, servo IC control output pin (Control data latch signal).					
27	CLK	0	Signal processing, servo IC control output pin (Control data transmission clock signal).					
28	VLUP	0	Volume control level goes up.					
29	-	-	Unused.					
30	X1	- 1	System clock pulse input pin.					
31	-		Unused.					
32	Vss	-	GND.					
33	XTI	-	GND.					
34	-		Unused.					
35	VLLED	0	LED for positioning output level (Blink : LEVEL varia).					
36	PLYLD	С	PLAY LED lights.					
37	PASLD	0	PAUSE LED lights.					
38	FLSG	0	Key scan signal when FL OFF (FL OFF : "H").					
39	RESET	ı	Reset input pin (Active *L*).					
40~48	G1~G12	0	FL digit control pins.					
49	N.C	-	Unused.					
50	LCD	0	Signal for laser ON/OFF (Active "L").					
51	MUTG	0	Muting signal for signal processor.					
52	OPNM	0	Tray OPEN/CLOSE signal (Active "H").					
53	CLSM							
54,55	SI,Sk	0	FL segment control pins (also for key scan signal).					
56	VLOAD		FL driver negative power supply (–30V).					
57	VREF		FL pre-driver negative power supply (–5V).					
58~63	Pj~Pe	0	FL segment control pins (also for key scan signal).					
64	VDD		Power supply (+5V).					

CIRCUIT DESCRIPTION

6. RF AMP CXA1081S (X32-1500-22: IC104)

General

The CXA1081S is an IC developed for use in Compact Disc players. It incorporates a 3-spot optical pickup RF output amplifier, a focusing error amplifier, a tracking error amplifier, and other signal processing circuitry, such as focus OK, mirror, defect, and EFM comparator circuits, as well as a laser diode APC (Automatic Power Control) circuit.

Features

- Operates on a signal +5 V power supply, as well as on a ±5 V dual-voltage power supply.
- Low power consumption (100 mW with ±5 V, 50 mW with +5 V)
- An APC circuit which accepts either a P-sub or N-sub laser diode
- · A minimum of external parts required
- A disc defect detector circuit for improved playability


Structure

Bipolar silicon monolithic IC

Functions

- RF amplifier
- Focus OK detector circuit
- Mirror detector circuit
- Tracking error amplifier
- Defect detector circuit
- APC circuit
- EFM comparator
- · Auto asymmetry control amplifier

6-1. Block diagram



6–2. Explanation of terminals (V_{CC} =2.5V, V_{EE} = D_{GND} =-2.5V, V_{CE} = D_{GND} =

Terminal No.	Terminal name	I/O	DC voltage (V)	Function	
1	RFI	ı	0	Input pin for the C-coupled signal output from the RF summing amplifier	
2	RFO	0	VRFO	RF summing amplifier output pin. Used as the check point for the eye pattern	
3	RF⊖	1	0	RF summing amplifier feedback input pin.	
4	P/N	1	0 (VC)	P-sub/N-sub select pin for the LD (Laser Diode) (DC voltage: in N-sub mode)	
5	LD	0	-1.8	*APC LD amplifier output pin. (DC voltage: PD open in N-sub mode)	
6	PD	ı	0	*APC LD amplifier input pin. (DC voltage: open)	
7	PD1	ı	0	RF (-V amplifier (1) inverted input pin Current input by connecting to the photodiode A + C terminal	
8	PD2	1	0	RF I-V amplifier (2) inverted input pin Current input by connecting to the photodiode B + D terminal.	
9	VC	_	0	Connected to GND when using a positive (+)/negative (-) dual-voltage power supply Connected to VR (pin 14) when using a single-voltage power supply	
10	F	I	0	F I-V amplifier inverted input pin Current input by connecting to the photodiode F terminal	
11	E	ı	0	E I-V amplifier inverted input pin Current input by connecting to the photodiode E terminal	
12	EQ	0	0	E I-V amplifier output pin	
13	EI	1	0	E I-V amplifier feedback input pin. For E I-V amplifier gain adjustment	
14	VR	0	Vcvo	DC voltage output pin of (Vcc + Vee)/2	
15	CC2	ŀ	1.0	Input pin for the C-coupled signal output from the defect bottom hold	
16	CC1	0	1.2	Defect bottom hold output pin	
17	VEE		- 2.5	Connected to the negative power supply when using a positive (+)/negative (-) dual-voltage power supply Connected to GND when using a single-voltage power supply	
18	FE BIAS	1	0	Bias pin on the focus error amplifier non-inverted side For CMR adjustment of the focus error amplifier.	
19	FE	0	VFEO	Focus error amplifier output pin	
20	TE	0	VTEO	Tracking error amplifier output pin	
21	DEFECT	0	VDFCT	Defect comparator output pin. (DC voltage: connected to a 10 k-ohm load)	
22	MIRR	0	VMIRL	Mirror comparator output pin (DC voltage, connected to a 10 k-ohm load)	
23	СР	1	-1.3	Mirror hold capacitor output pin. Mirror comparator non-inverted input.	
24	СВ	ı	0	Defect bottom hold capacitor connect pin.	
25	DGND	_	-2.5	Connected to GND when using a positive (+)/negative (-) dual-voltage power supply Connected to GND (V_{EE}) when using a single-voltage power supply.	
26	ASY	ı		Auto asymmetry control input pin.	
27	EFM	0	Vermh	EFM comparator output pin. (DC voltage: connected to a 10 k-ohm load).	
28	FOK	0	VFOKL	FOK comparator output pin. (DC voltage: connected to a 10 k-ohm load)	
29	LD ON	ı	- 2.5 (DGND)	LD ON/OFF select pin. (DC voltage: when LD ON)	
30	Vcc	_	2.5	Positive power supply.	

^{*}APC: Automatic Power Control

CIRCUIT DESCRIPTION


7. Servo control CXA1244S (X32-1500-22: IC103)

CXA1244S is a bipolar IC developed for servo of compact disc (CD) players, and it provides the following functions.


- Focus control (search ON/OFF, gain control)
- Tracking control (servo ON/OFF, single track jump, multiple track jump, gain control, phase compensation control, brake circuit)
- Sled control (servo ON/OFF, fast forward, fast reverse)

Servo function of each of focus, tracking and sled as well as random access operation are realized through control by microcomputer. Furthermore, the serial data bus can be shared with CXD1125Q.

7-1. Terminal connection diagram



7-2. Block diagram




7-3. Explanation of terminals

Terminal No.	Terminal name	1/0	Functions
1	TG2		Tracking amplifier gain switching terminal. GND level.
2	TA (+)		Non-inverted input of operational amplifier 2.
3	TEO		Output of operational amplifier 4.
4	TE 🗇	0	Inverted input of operational amplifier 4.
5	SENSE	0	Output of SSP internal status that corresponds to ADDRESS of CPU → SSP.
			(Changes in accordance with ADDRESS content of internal serial register.) See Note 1.
66	C. OUT	0	Signal output for counting number of tracks at the time of high speed access.
7	XRST	1	All internal registers are cleared when CPU → SSP "L". Connected with CPU RESET. See Note 2.
8	DATA	1	Serial data transmission of CPU → SSP, Input is made from LSB. D0~D7.
9	XLT	1	Latch of serial data of CPU → SSP. (The contents of internal serial register are transmitted to each address decoded latch.) Transmission at "L". Change to "H" occurs immediately after execution because no edge trigger is produced.
10	CLK	ı	CPU → SSP serial data transmission clock. Data is read at falling. "H" level before and after transmission.
11	MIRR	1	Mirror signal input from RF amplifier.
12	TZC	1	Tracking error signal is input with C couple. The time constant is determined by one single track jump, but it is usually around 2kHz.
13	TE	1	Tracking error signal input.
14	ISET		Setting of current level for determining focus search voltage, tracking jump voltage and sled feed voltage.
15	Vcc		Power supply terminal. Normally -5V.
16	SRCH		The capacitor for determining the time constant of charge/discharge waveform for focus search is connected.
17	VEE		Power supply terminal. Normally -5V.
18	FS3		Focus amplifier gain switching terminal, GND level.
19	ATSC		Such information that a mechanical shock was applied to the player is input. Simply, a trakeing error is input through B.P.F.
20	FE	ı	Input of focus error signal.
21	FE0	0	Output of operational amplifier 1.
22	FE 😑	I	Inverted input of operational amplifier 1.
23	SL0	0	Output of operational output 3,
24	SL 😑	1	Inverted input of operational amplifier 3.
25	SL +		Non-inverted input of operational amplifier 3.
26	DIRC	ı	Used at the time of one track jump, Normally "H". The direction of the track jump pulse is reversed with "L". Setting is made in the normal tracking mode by changing to "H" "L" for a fixed length of time with detection of activation, deactivation of TZC.
27	TA0	0	Output of operational amplifier 2.
28	TA 🖯	0	Inverted input of operational amplifier 2.
29	TG1		Tracking amplifier gain switching terminal. GND level.
30	GND		GND terminal of IC.

Note 1 : SENSE terminal output

Seriel data upper 4 bits	ADDRESS	SENSE terminal output	Explanation
0000	FOCUS CONTROL	FZC	"H" when focus zero cross, Focus erro voltage is OV or higher. Used at the time of FOCUS PULL operation.
0001	TRACKING CONTROL	AS	"H" when the ATSC input level exceeds the wind comparator level (VTH = ±Vcc × 13%). But this is not used in this equipment.
0010	TRACKING MODE	TZC	Judgement output of positive or negative of tracking zero cross, tracking error. When used at the time of single track jump, DIRC is reduced to "L" on detection of TZC 1, in FWD JUMP or on detection of TZC 4 in REV JUMP.



CIRCUIT DESCRIPTION

7-4. System control

COMMAND	ADDRESS			;	DATA			051105	
COMMAND	D7	D6	D5	D4	D3	D2	D1	D0	SENSE
FOCUS CONTROL	0	0	0	0	FS4 FOCUS ON	FS3 GAIN DOWN	FS2 SEARCH ON	FS1 SEARCH UP	FZC
TRACKING CONTROL	0	0	0	1	ANTI SHOCK	BREAK ON	TG2 GAIN	TG1* SET	AS
TRACKING MODE	0	0	1	0	TRACKING* MODE		SLE MO	D*	TZC

GAIN SET* TG1, TG2 may be set independently.
In the case of ANTI SHOCK = 1 (00011XXX), both TG1, TG2 are inverted when ANTI SCHOCK = "H".

SLED MODE *

	D1	D0
OFF	0	0
SERVO ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

TRACKING MODE *

	D3	D2
OFF	0	0
SERVO ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

8. Digital signal processor CXD1165Q(X32-1500-22: IC11)

General

The CXD1165Q is a digital signal processing LSI for a Compact Disc player, and has the following functions.

- 1. Bit clock reproduction by an EFM-PLL circuit
- 2. EFM data demodulation
- 3. Frame sync signal detection, protection and insertion
- 4. Powerful error detection and correction
- Interpolation with an average value, or by holding the previous value
- 6. Demodulation of a sub code signal, error detection of a sub code $\boldsymbol{\Omega}$
- 7. Spindle motor CLV servo


- 8. 8-bit tracking counter
- 9. CPU interface with a serial bus
- 10. Sub code Q register
- 11. Digital audio interface output.
- 12. RAM the entrails.

Features

- All digital signals used in playback can be processed using only a single chip.
- An aperture-correction digital filter is built in

Structure

CMOS IC



CIRCUIT DESCRIPTION

8-2. Explanation of terminals

No.	Terminal name	1/0	Function
1	FSW	0	Time constant switching output of output filter of spiridle motor
2	MON	0	ON/OFF control output of spindle motor
3	MDP	0	Drive output of spindle motor. Rough speed control in CLV-S mode and phase control in CLV-P mode
4	MDS	0	Drive output of spindle motor. Speed control in CLV-P mode
5	EFM	1	EFM signal input from RF amplifier.
6	ASY	0	Output for controlling the slice level of EFM signal
7	LOCK	0	Samples the GFS signal with WFCK/16, and outputs "H" when the level is high When it is "L" for eight times, in arrow, outputs "L"
8	VCOO	0	VCO output f = 8.6436 MHz when locked to EFM signal
9	VCOI	ı	VCO input
10	TEST	1	(0 V)
11	PDO	0	Phase comparison output of EFM signal and VCO/2
12	Vss	_	GND (0 V)
13	CLK	1	Serial data transmission clock input from CPU. Data is latched at rising edge of a clock
14	XLT	ı	Latch input from CPU. Data (serial data from CPU) from the 8 bit shift register is latched in each register
15	DATA	1	Serial data input from CPU.
16	XRST	1	System reset input. Reset at "L"
17	CNIN	1	Input of tracking pulse.
18	SENS	0	Output of internal status in correspondence to the address
19	MUTG	ı	Muting input. In the case when ATTM of internal register A is "L" Normal status when MUTG is "L" or soundless state when it is "H"
20	CRCF	0	Output of result of CRC check of sub code Q
21	EXCK	- 1	Clock input for sub code serial output
22	SBSO	0	Sub code serial output
23	SUBQ	0	Sub code Q output
24	SCOR	0	Sub code sync S0 + S1 output
25	SQCK	1/0	Sub code Q read-off clock
26	SQEX	ı	SQCK select input.
27	DOTX	0	DIGITAL OUT output. (Outputs the WFCK signal when CXD1130Q or D0 is off)
28	GFS	0	Display output of frame sync lock status
29	DB08	1/0	H or L position. Don't open circuit.
30	DB07	1/0	H or L position. Don't open circuit.
31	DB06	1/0	H or L position. Don't open circuit.
32	DB05	1/0	H or L position, Don't open circuit.
33	VDD	_	Power supply (+5 V)
34	DB04	I/O	H or L position. Don't open circuit.
35	DB03	1/0	H or L position. Don't open circuit.
36	DB02	1/0	H or L position. Don't open circuit.
37	DB01	1/0	H or L position. Don't open circuit.
38	RA01	0	H or L position. Don't open circuit.
39	RA02	0	H or L position . Don't open circuit.
40	RA03	0	H or L position. Don't open circuit.
41	RA04	0	H or L position. Don't open circuit.
42	RA05	0	H or L position. Don't open circuit.
43	RA06	0	H or L position Don't open circuit.

Terminal No.	Terminal name	I/O	Function
44	RA07	0	H or L position. Don't open circuit.
45	RA08	0	H or L position. Don't open circuit.
46	RA09	0	H or L position. Don't open circuit.
47	RA10	0	H or L position. Don't open circuit.
48	RA11	0	H or L position. Don't open circuit.
49	RAWE	0	H or L position. Don't open circuit.
50	RACS	0	H or L position. Don't open circuit.
51	C4M	0	Crystal dividing output f = 4 2336 MHz
52	Vss	_	GND (0 V).
53	XTAI	1	Crystal oscillator input f = 8.4672 MHz or 16 9344 MHz depending on the mode selected
54	OATX	0	Crystal oscillator output. f = 8 4672 MHz or 16 9344 MHz depending on the mode selected
55	MD1	- 1	Mode select input 1.
56	MD2	1	Mode select input 2
57	MD3	1	Mode select input 3.
58	SLOB	ı	Audio data output code select input. 2's complement output when "L", offset binary output when "H"
59	PSSL	1	Audio data output mode select input. Serial output when "L", parallel output when "H"
60	APTR	0	Aperture compensation control output "H" when R-ch
61	APTL	0	Aperture compensation control output "H" when L-ch
62	DA01	0	DA01 (parallel audio data LSB) output when PSSL = "H", C1F1 output when PSSL = "L"
63	DA02	0	DA02 output when PSSL = "H", C1F2 output when PSSL = "L"
64	DA03	0	DA03 output when PSSL = "H", C2F1 output when PSSL = "L"
65	DA04	0	DA04 output when PSSL = "H", C2F2 output when PSSL = "L"
66	DA05	0	DA05 output when PSSL = "H", C2FL output when PSSL = "L"
67	DA06	0	DA06 output when PSSL = "H", C2PO output when PSSL = "L"
68	DA07	0	DA07 output when PSSL = "H", RFCK output when PSSL = "L"
69	DA08	0	DA08 output when PSSL = "H", WFCK output when PSSL = "L"
70	DA09	0	DA09 output when PSSL = "H", PLCK output when PSSL = "L"
71	DA10	0	DA10 output when PSSL = "H", UGFS output when PSSL = "L".
72	DA11	0	DA11 output when PSSL = "H", GTOP output when PSSL = "L"
73	Voo		Power supply (+5 V).
74	DA12	0	DA12 output when PSSL = "H", RAOV output when PSSL = "L"
75	DA13	0	DA13 output when PSSL = "H", C4LR output when PSSL = "L".
76	DA14	0	DA14 output when PSSL = "H", C210 output when PSSL = "L"
77	DA15	0	DA15 output when PSSL = "H", C210 output when PSSL = "L"
78	DA16	0	DA16 (parallel audio data MSB) output when PSSL = "H", DATA output when PSSL = "L"
79	WDCK	0	Strobe signal output: 176.4 kHz when DF is ON, 88.2 kHz with CXD1125Q or when DF is OFF.
80	LRCK	0	Strobe signal output: 88.2 kHz when DF is ON, 44.1 kHz with CXD1125Q or when DF is OFF.

Notes:

C1F1 : \Box Error correction status monitor output for C1 decode.

C2F1 : Error correction status monitor output for C2 decode. C2F2 :

C2FL: Correction status output. Goes "H" when the currently corrected C2 series data cannot be corrected.

C2PO: C2 pointer signal. Synchronized to the audio data output.

RFCK: Read frame clock output. 7.35 MHz when locked to the crystal line.

WFCK: Write frame clock output. 7.35 MHz when locked to the crystal line.

PLCK: VCO/2 output. f = 4.3218 MHz when locked to the EFM

signal.

UGFS: Non-protected frame sync pattern output.

GTOP: Frame sync protect status display output.

RAOV: ±4 frame jitter absorption RAM overflow and underflow display output.

C4LR: Strobe signal. 352.8 kHz when DF is ON, 176.4 kHz with CXD1125Q or when DF is OFF.

BLCK: Output of bit clock, 2,1168MHz


BLCK: Inverted output bit clock.

DATA: Audio signal serial data output.

CIRCUIT DESCRIPTION

9. 18-bit serial input D/A converter PCM1701P(X32-1500-22 : IC6,IC7)


9-1. Terminal connection diagram



9-2. Terminal connections

Pin No.	Name	Pin No.	Name	Pin No.	Name	
1	NC	11	BPO Filter	21	NC	
2	NC	12	Bipolar offset	22	NC	
3	Bit 4 ADJ	13	Power supply output	23	VTH filter	
4	Bit 3 ADJ	14	RF	24	Clock input	
5	Bit 2 ADJ	15	Analog common	25	LEC input	
6	Bit 1 ADJ	16	-Vcc	26	DATA input	
7	V POT	17	RF	27	-Vcc	
8	Servo filter	18	Digital common	28	NC	
9	+Vcc	19	+Vcc			
10	Reference filter	20	NC			

9-3. Timing chart



- The data format is of 2's complement, right-justified or continuous data of MSB first.
- Data is taken in to the shift register at the rise of the data clock pulse.

10. 8x over-sampling digital filter SM5813AP (X32-1500-22: IC9)

10-1. Function

- 2-channel processing
- 8x over-sampling (interpolation) filter (hereinafter referred to as 8fs for short)
- Serial input data
 2's complement, MSB first
 16-bit
- Serial output data
 MSB first
 2's complement/COB selectable
 Selectable between 16-, 18- and 20-bit
- Jitter-free

Prevents any faulty operation due to the jitter of the input clock signal, thus eliminating the jitter transmission over to the output.

- System clock pulse Selectable from 192fs, 256fs, 384fs and 512fs
- Crystal oscillation circuit incorporated
- I/O TTL compatible
- 5 V single power supply
- 28-pin plastic DIP

10-2. Filter configuration

Interpolation filter

Linear phase FIR filter 3-stage configuration First stage (fs — 2fs), 153rd Second stage (2fs — 4fs), 29th Third stage (4fs — 8fs), 17th

- 22-bit filter coefficient, 20x22 bit parallel multiplier/25-bit accumulator high-accuracy operation
- Overflow limiter incorporated

10-3. Applications

- CD playback
- DAT playback
- PCM playback

10-4. Filter characteristics

Characteristic item	Performance
Pass band	0 ~ 0.4535fs
Reject band	0.5465fs ~ 7.4535fs
Pass band ripple	Within ±0.00005dB
Reject band attenuation	More than 110dB
Group delay time	Fixed






Fig. 8 Frequency response

CIRCUIT DESCRIPTION

10-5 Terminal connection diagram



10-6 Block diagram



10-7. Explanation of terminals

"fs" occurring in the description means the sampling frequency of the input data

Pin No.	Pin Name	1/0	rs occurring in the description means the sampling frequency of the input data. Function		
1	DIN	1	Input data.		
2	BCKI	-	Input data beat clock pulse.		
3,4	CKSL, CKDV	1	I pin input frequency selection. (For details, refer to the description of XTI pin.)		
5	NC	_	nused.		
6	XTI	I	scillator section input pin. 192 fs: CKSL = "H", CKDV = "H" 256 fs: CKSL = "H", CKDV = "L" 384 fs: CKSL = "L", CKDV = "H" 512 fs: CKSL = "L", CKDV = "L"		
7	XTO	0	Oscillator section output pin.		
8	Vss1	_	GND1.		
9	СКО	0	Oscillator section output clock pulse. (Frequency is the same as in XTI pin.)		
10	SYN	- 1	Jitter-free mode/compulsory sync mode selection. ("H: Jitter-free mode, "L". Compulsory sync mode)		
11~13	NC	_	Unused.		
14	RST	- 1	System reset. ("H": normal operation, "L": system reset)		
15	COB		's complement/COB selection. ("H" : 2's complement, "L" : COB)		
16,17	OW20, OW18		Number-of-output-bits selection. No. of output bits 16 18 20 OW18 H L H OW20 H H L		
18,19	NC	-	Unused.		
20	DG	0	Deglitch control clock pulse.		
21	Vss2	-	GND2.		
22	VDD	-	Power supply (+5V).		
23	DOR	0	Rch 8x over-sampling output data.		
24	DOL	0	_ch 8x over-sampling output data.		
25	WCKO	0	Output data word clock pulse.		
26	ВСКО	0	Output data bit clock pulse.		
27	FSCO	0	fs-period internal operation timing clock pulse.		
28	LRCI	T	Input data sampling rate (fs) clock pulse. ("H" : Lch, "L" : Rch)		

10-8. Function

8x over-sampling (interpolation) filter function

This function works to output the over-sampling data of sampling rate 8fs. In this case, sampling noises between 0.5465fs (24.1kHz) and 7.4535fs (328.69kHz) are removed.

The interpolation operation block configuration of this LSI is of a cascade connection of three 2x interpolation filters (FIR).

System clock (XTI, XTO, CKO, CKSL, CKDV)

The system clock pulse can be selected from 192fs, 256fs, 384fs and 512fs. More, operation is feasible even by an external clock (input to pin XTI) or a crystal oscillator (inserted between pins XTI and XTO). In this unit, a clock pulse of 8.4672 MHz is input to pin XTI.

From pin CKO, the system clock pulse is output. (See Figure 10.)




Fig. 9 Configuration of basic operation section

CKDV		Н		L	
CKSL		Н	L	Н	L
XTI input clock Fxi frequency (Fxi) = 1/tXI		192fs	256fs	384fs	512fs
Clock pulse input method		External clock (input to pin XTI) or internal clock (a crystal oscillator inserted between pin XTI and XTO).			
Internal system clock pulse period	Tsys	tXI 2*tXI			

tXI stands for the XTI input clock pulse period.

Table 10-1 System clock frequency selection and internal system clock




Fig. 10 Clock generation circuit

CIRCUIT DESCRIPTION

Auto data input (DIN, BCKI, LRCI)

The input data is handled as being of 2's complement, MSB first. Each bit of the serial data input to pin DIN is read in to register SIPO (serial/parallel conversion register) a the leading edge of bit clock pulse BCKI, in which it is in turn converted into a parallel data. The output of SIPO is transferred to each of the Lch and Rch input registers at the trailing/leading edge of clock pulse LRCI.

In addition, the operation section and the output section are independent in signal timing from the input section and are therefore unsusceptible to the jitter of the input section. (Jitter-free mote: For details, refer to the description occurring later.)





Fig. 11 Configuration of audio data input section



16bits right before LRCI edge is taken in as data.

Fig. 12 Audio data input timing example

Selection between jitter-free mode and compulsory sync mode (SYN, FSCO)

The signal timing (internal timing) applied to internal operation or output, that is produced from the system clock pulse (input to pin XTI), is independent from that of the data input section (BCKI, LRCI).

For this internal timing, the method of countering the jitter of clock pulse input LRCI is available in two types, "jitter-free mode" and "compulsory sync mode". Selection between these both is feasible by setting SYN.

1) Jitter-free mode (SYN="H")

As long as the phase difference between clock pulse LRCI and the internal timing is within +3/8 to -3/8 of the input sampling period (1/fs), the internal timing is not adjusted. Accordingly, even with a jitter component in clock pulse LRCI, the internal timing is not affected so that it is free from faulty operation or jitter transmission to output.

When the phase difference is without the above range, the internal timing is put in phase synchronously with the start side of clock pulse LRCI. More, this treatment is also performed when the reset input is given.

2) Compulsory sync mode (SYN="L")

When this mode is engaged, the internal timing is always reset at a pulse edge of the start side of input LRCI. In this case, when a pulse period shorter than the specified system clock pulse period exists due to the jitter of input LRCI, a faulty operation may result.

Conversely, when a pulse period longer exists, the operation is properly made but no equal output timing is obtained.

3) Clock pulse FSCO (output)

This is a clock pulse with a period of fs obtained from the dividing process of clock pulse XTI.

Data and DAC control signal output (DOL, DOR, BCKO, WCKO, DG, COB, OW18,OW20)

1) Output data format

- 1) MSB first
- 2) 2's complement/COB (Complemented Offset Binary) selection (COB)

2's complement format (COB="H") COB format (COB="L")

2) Output data number-of-bits selection (OW18, OW20)

As to the number of bits for the output data, any of 16, 18 and 20-bit can be selected.

16-bit output (OW18="H", OW20="H") 18-bit output (OW18="L", OW20="H")

20-bit output (OW18="H", OW20="L")

However, this unit is set at the 18-bit output mode.


3) Output timing

The output timing of the audio output section is determined according to each internal system clock pulse frequency.

Item	Symbol in	CKSL		
Item	diagram	Н	L	
Internal system clock pulse frequency		192fs	256fs	
Bit clock pulse period	Tb	Tsys	Tsys	
Data word length	Tw	24*Tsys	32*Tsys	

Tsys: internal clock pulse period (Refer to Table 10-1.) Tb, Tw: serial output timing (Refer to Figure 13.)

Table 10-2 Output timing



Note: n means the number of output word bits.

Fig. 13 Output timing

System reset (RST)

When the reset input is made in the jitter-free mode, the internal operation timing is reset in synchronization with the leading edge of input LRCI. Making use of this, the output timing in the jitter-free mode can be aligned with input LRCI.

In the compulsory sync mode, no system reset is needed. Even in the jitter-free mode, the output timing does not need to be aligned with input LRCI and no system reset is necessary.

For system reset at power ON, externally connect a capacity of around 100pF to pin RST. (Figure 14)





Fig. 14 Circuit example of system reset at power ON

CIRCUIT DESCRIPTION

10-9. Timing chart

• Serial input timing (DIN, BCKI, LRCI)



Note: BCKI should have 18 cycles or more for one word.

Fig. 15 Serial input timing

• Serial output timing (DOL, DOR, BCKO, WCKO, DG)




Fig. 16 Serial output timing

11. D.P.A.C IC KAG01(X32-1500-22: IC13)


11-1. Terminal connection diagram

RST **BCKI** 2 ВСКО 3 LE DIL 5 DOL 6 DIR DOR 8 +5 9 GND 10 **GND** 11 +5 12 L19B 13 L₂₀B 14 **R19B** 15 R20B 16 **GND** 17 +5 18 DGI 19 MCK 20 16FC 21

11-2. Explanations of terminals


Pin NO.	Pin Name	Function		
1	RST	Reset input.		
2	BCKI	Bit, Clock input (20bit).		
3	BCKO	Bit, Clock output (18bit).		
4	LE	Latch, Enable.		
5	DIL	L-ch data input (20bit).		
6	DOL	L-ch data output (18bit).		
7	DIR	R-ch data input.		
8	DOR	R-ch data output.		
9	+5			
10,11	GND			
12	+5			
13	L19B	L-ch 19bit Data output. (complement output)		
14	L20B	L-ch 20bit Data output. (complement output)		
15	R19B	R-ch 19bit Data output. (complement output)		
16	R20B	R-ch 20bit Data output. (complement output)		
17	GND			
18	+5			
19	DGI	Input of D-guritch output of digitaifilter.		
20	MCK	16.9344MHz input.		
21	16FS	16x D-guritch output.		


11-3. Block diagram



CIRCUIT DESCRIPTION

11-4. Block diagram






CIRCUIT DESCRIPTION

TBC function

The write data clock pulse (WFS) and the read data clock pulse (RFS) are independent in operation from each other. Thus, the jitter margin ranges ± 1 clock pulse widths.

For 2MSB detection, the level (2's complement) of the 2MLSB detection value at playback is output for both Lch and Rch.

Figure 17 shows the I/O waveforms in use of each digital filter.



PLL function

Since the phase comparator is of a well-known system, its description is not made here.

For the counter setting of the divider, the type of the input clock pulse, LPF and VCXO circuit configuration, etc., refer to "11-2 Block diagram" and "11-3 Pin functions".

· Digital filter mode setting

Only two modes are available, 16-bit and 18-bit modes. This unit is set at the 18-bit mode.

The mode change is performed at the time of muting. The status right before the cancel of muting is held.

MECHANISM OPERATION DESCRIPTION

Figure 1 illustrates the positional relationship of the mechanism in the STOP mode. The position of each switch with the tray closed is as follows:

S1	Clamp UP switch	OFF
S2	Tray CLOSE switch	ON
S3	Clamp END switch	ON
S4	Tray OPEN switch	OFF

Note: The figure in () following a parts name occurring in the drawing below is the same as in the exploded view of the service manual.




Fig. 1 Tray CLOSE status (as viewed perspectively from above)

MECHANISM OPERATION DESCRIPTION

1. Tray OPEN operation

When the OPEN/CLOSE key is pressed, an "H" signal is output from the microprocessor.

At first, the clamp DC motor (M1) thus rotates in the direction of arrow (1). Further, the main gear rotates in the direction of arrow (2) by an intermediate gear (Figure 2)

A groove as shown in Figures 3 and 4 exists in the lower side of the main gear. The arm ass'y moves along this groove to control the tray OPEN/CLOSE operation (Figure 3).

Figure 4 shows the position of the main gear with the tray opened.




Fig. 2 Tray OPEN operation (1)




Fig. 3 Positional relationship between arm ass'y and main gear with tray closed (as viewed perspectively from above the main gear)




Fig. 4 Rear of main gear when tray opens

MECHANISM OPERATION DESCRIPTION

A similar groove is given in the upper side of the main gear. Along this groove, control is made over the clamp switch and the clamp mechanism. From the positional status with the tray closed as shown in Figure 3, when the clamp DC motor (M1) rotates in the direction of an arrow as indicated before, the protrusion placed at the lower side of the disc clamp arm is led in the direction of arrow (3) along the groove of the main gear. Thereby, the disc clamp arm is rotated in the direction of arrow (4) (Figure 5).




Fig. 5 Tray OPEN operation (2)

In addition, the top ends of the disc clamp arm are moved in the direction of arrows (5) in response to the

slider mechanism in order to raise and lower the disc clamper (Figure 6).





Fig. 6 Tray clamper UP/DOWN operation (1)

MECHANISM OPERATION DESCRIPTION

At this time, the tray is raised and lowered by the bent portion at the right lower side of the disc clamp arm. Figures 8 and 9 are the illustration on the process that the disc clamp arm moves in the direction of arrow (4), the protrusion of the tray is released backwards by a spring and the tray rises entirely.

The left and right sliders are provided with slits as shown Figure 7, along which the left and right pins attached to the disc clamp arm slide up to unclamp. At this time, the disc clamp arm with the disc clamper fully raised is positioned with its left side down as opposed to the previous clamp position. (Figures 6, 7 and 8)

Disc clamp arm



Normally, when the disc is clamped, the spring is expanded. Thus, it moves in the direction of arrow () with the arm movement.




Fig. 9 Disc tray section UP/DOWN operation

MECHANISM OPERATION DESCRIPTION

Subsequently, S1 (clamper UP switch) turns ON by the groove at the upper side of the main gear, and the loading DC motor (M2) rotates in the direction of arrow (7) to pull the wire via the belt (Figure 10).

As shown in Figure 11, a foot is given under the tray bearing by which the tray is installed to the rod. This foot works to turn ON/OFF S4 (tray OPEN switch). The loading DC motor (M2) rotates until S4 is turned ON by this foot to open the tray.

Note: The tray CLOSE operation is reverse to the tray OPEN operation in respect to the operational sequence. Therefore, the description of the tray CLOSE operation is here omitted.




Fig. 10 Tray OPEN operation (3)




Fig. 11 Tray OPEN operation (4)

ADJUSTMENT

		INPUT	OUTPUT	PLAYER	ALIGNMENT	T	
No.	ITEM	SETTING	SETTING	SETTING	POINT	ALIGN FOR	FIG
1	LASER POWER	_	Apply the sensor section of the optical power meter on the pickup lens.	Short-circuit pins TEST and turn the power on to enter the test mode. Press the MANUAL S. key()M) to move the pickup outwards. Press the CHECK key to check that the LD emits light. Then, confirm that the display is 03 ".		On the power from 0.1 to 0.3mW, when the diffraction grating is correctly aligned with the RF level of 1.0Vp-p or more and the TE (servo open) level of 1.0Vp-p or more, the pickup is acceptable.	(a)
2	VCO	_	Connect a frequency counter to PLCK . (X32-1500)	Press the STOP key. and confirm that the display is "01".	L4 (X32-1500)	4.30MHz	(b)
3	TRACKING ERROR BALANCE	Test disc Type 4	Connect an oscilloscope as follows. CH1: RF (X32-1500 RF) CH2: TE (X32-1500 TP3)	Press the REPEAT key to open the tray. Load a disc and close the tray by pushing it by hand. Then,press the CHECK key. Confirm that the display is "03".	TE BALANCE VR104 (X32-1500)	Symmetry between upper and lower patterns, or DC=0±0.05¥	(c)
4	FOCUS ERROR BALANCE	Test disc Type 4	Connect an oscilloscope as follows. CH1: RF (X32-1500 RF) CH2: TE (X32-1500 TP3)	Press the PLAY key. Confirm that the display is 05 .	FE BALANCE VR103 (X32-1500) Test disc	Optimum eyepattern	(d)
5	FOCUS GAIN	Test disc Type 4 Apply signal of 800Hz, 50mVrms to CN10 pin 1-2. (X32-1500)	Connect an LPF to CN10 pin 1-2,to which connect an oscilloscope or an AC voltmeter. (X32-1500)	Press the PLAY key. Confirm that the display is 05 ".	FOCUS GAIN VR101 (X32-1500)	Two VTVMs should read the same value. 50mVrms	(e)
6	TRACKING GAIN	Test disc Type 4 Apply signal of 1.0kiz, 50mVrms to CN10 pin 4-5 (X32-1500)	Connect an LPF to CN10 pin 4-5,to which connect an oscilloscope or an AC voltmeter. (X32-1500)	Press the PLAY key. Confirm that the display is 05 .	TRACKING GAIN VR102 (X32-1500)	Twe VTVMs should read the same value. 50mVrms	(e)
7	DAC DISTORTION (MSB)	Test disc Type 4	Connect an distortion meter to the output terminal(FIXED).	Play the 1kHz, -20dB signal in track No.15	VR1:L VR2:R (X32-1500)	Minimum distortion	(f)
8	DAC DISTORTION (2SB)	Test disc Type 4	Connect an distortion meter to the output terminal(FIXED).	Play the 100Hz, odB signal in track No.4.	VR3:L VR4:R (X32-1500)	Minimum distortion	(f)
9	DAC DISTORTION (3SB)	Test disc Type 4	Connect an distortion meter to the output terminal(FIXED).	Play the 100Hz, OdB signal in track No.4.	VR5:L VR6:R (X32-1500)	Minimum distortion	(1)

(Note) Type 4 disc: SONY YEDS-18 Test Disc or equivalent.

LPF: Around $47k\Omega + 390pF$ or so.


Step 1~6 are TEST mode.

If adjust step 7 or 8, should readjust stops 7 and 8.


DP-8020(K)

ADJUSTMENT

DIFFRACTION GRID ADJUSTMENT




 RF signal and T.Error signal after diffraction grating adjustment.



- RF signal and T.Error signal when there is small diffraction grating position error.
- The T.Error signal level is small, and the envelope is as shown in the diagram below.






(Photo, 3)

Projection


- RF signal and T.Error signal in test mode (with focusing ON).
- When the sub-beam traces the same bit series as the main beam during diffraction grating adjustment, bringing the RF trigger point to the position shown in the Photo causes a "projection" to be observies in the T.Error waveform.

ADJUSTMENT


(Photo. 5)



- RF signal and E.Spot signal in test mode (PLAY).
- If the diffraction grating has been adjusted properly, the influence of triggering is observed on the E.Spot waveform of approx. 20 μs after RF signal, in the form of a projection.



- RF signal and T.Error signal; in test mode (Focusing ON). (Disc type 4)
- Adjust T.Error so that the waveform is symmetrical above and below OV. (VR104 of X32-1500)




(20msec/div)


- RF signal in test mode (PLAY).
- Perform the tangential and focusing offset adjustments so that each of the center cross points are focused into one point on the display. The crossing points above and below the center shall also be displayed clearly.

ADJUSTMENT

(a) Laser Power





(f) DAC Distortion




Minimum distortion


(e) Focus Gain and Tracking Gain





PC BOARD (COMPONENT SIDE VIEW)





C1		IC9		IC12		
1	-2.6V	1	0V(2.8V)	1	-5.6\	/
2,3	OV	2	3.4V	2,3	3 0V	
4	-16.2V	3	5.0V	4	-10.5	V
5,6	5.6V	4,5	OV	5.6	5.0V	
7	2.0V	6	3.2V	7	5.7V	
8	15.6V	7	2.7V	8	9.0V	
C2,3		8	0V	IC13		
1~3	OV	9	3.1V	1	5.0V	
4	-10.4V	10~13	OV	2	2.8V	
5~7	0V	14,15	5.0V	3	3.1	
8	10.5V	16	OV	4	4.0V	
C4		17	5.0V	5~	8 0V	
2,3	OV	18,19	OV	9	5.0V	
4	-10.4V	20	2.9V	10,	11 OV	
5~7	OV	21	0V	12	2 5.0V	
8	10.5V	22	5.0V	13	3.8V	
C5		23,24	OV	14	5.0V(3.	8V
1~3	OV	25	4.0V	18		
4	-10.4V	26	2.8V	16	5.0V(3.	8V
5~7	OV	27,28	2.5V	17	7 OV	
8	10.5V	IC10		18	3 5.0V	
C6,7		1~6	. 3.3V	1 19		
1.2	0V	7	OV	20	3.3V	
3	-9.5V	8	3.3V	21		_
4	-9.6V	9	2.8V	1 —		_
5,6	-9.7V	10~13	3.3V			
7(IC6)	-9.0V	14	5.0V			
7(IC7)	9.0V	C11				
8	1.7V	1	OV	34~40	OV	٦
9	5.0V	2	0V(5.0V)	51	3.3V	1
10	-4.3V	3	0V(2.5V)	52	OV	1
11	3.3V	4	0V(2.8V)	53	3.1V	1
12~18	OV	5	0V(3.0V)	54	2.3V	1
19	5.0V	6	0V(2.9V)	55,56	OV	1
20~22	1.0V	7	0V(5.0V)	57	5.0V	1
23	3.3V	8	2.4V	58,59	OV	1
24	3.0V	9	3.3V	65,66	1.9V(0V)	1
25	4.0V	10	OV	67	5.0V(0V)	1
26	OV	11	2.5V	68	1.0V(2.5V)	1
27(IC6)	-11.0V	12	OV	69	2.5V	1
27(IC7)	11.0V	13~16	5.0V	70	3.3V	1
28	0V	17	OV	71	5.0V	1
28		18,19	0V(0.5V)	72	5.0V(0V)	1
1	5.6V	20~24	0V	73	5.0V	1
2,3	5.0V	25	2.5V	74	5.0V(0V)	-
4	-10.5V	26	OV	75	2.6V	+
5,6	5.0V	27	3.1V	76,77	3.2V	-
7	5.6V	28~32	0V	78	0V	1
8	9.0V	33	5.0V	79.80	2.5V	4

Q

15.0V -16.1V -10.5V -5.5V -10.6V -10.1V) 0.7V -10.7V 	10.7V -10.8V 6.3V -10.7V 0V (-10.7V) 0V 	15.6 -15.8 -10.8 (-10.8 (-10.8 0V 0V 0V 4.8\
-10.5V -5.5V -10.6V -10.1V) 0.7V -10.7V 	-10.8V 6.3V -10.7V 0V (-10.7V) 0V 0V -3.0V 10.5V 10.5V 9.0V	-10.8 (-10.8 (-10.8 0V OV 0V 4.8\
-5.5V -10.6V -10.1V) 0.7V -10.7V 	-10.7V 0V (-10.7V) 0V 0V -3.0V 10.5V 10.5V 9.0V	-10.8 (-10.8 (-10.8 0V OV 0V 4.8\
-10.6V -10.1V) 0.7V -10.7V 	0V (-10.7V) 0V 0V -3.0V 10.5V 10.5V 9.0V	0V — OV OV 4.8\
-10.6V -10.1V) 0.7V -10.7V 	(-10.7V) 0V 0V -3.0V 10.5V 9.0V	0V — OV OV 4.8\
0.7V -10.7V 	0V 	0V — OV OV 4.8\
0.7V -10.7V 	0V 	OV 0V 4.8\
0.7V 5.5V 3.3V 5.6V -5.6V	0V -3.0V 10.5V 10.5V 9.0V	0V 4.8\ 5.0\
5.5V 3.3V 5.6V -5.6V	-3.0V 10.5V 10.5V 9.0V	0V 4.8\ 5.0\
5.5V 3.3V 5.6V -5.6V	10.5V 10.5V 9.0V	0V 4.8\ 5.0\
3.3V 5.6V -5.6V	10.5V 9.0V	4.8\ 5.0\
3.3V 5.6V -5.6V	10.5V 9.0V	5.0\
5.6V -5.6V	9.0V	
-5.6V		_
-5.6V		5.0
5.7V	-10.5V	-5,0
	9.0V	5.0
4.7V	OV	2.3
3.1V	OV	2.3
0.5V	0.5V	5.0
(OV)	(0V)	
8.5V	5.0V	9.1\
-8.3V	-5.0V	-9.0
5.6V	-14.2V	5.0
-30.6V	-39.5V	-30
OV	-9.0V	0V
OV	9.0V	OV
OV	-9.0V	_
OV	9.0V	_
· 0V	-9.0V	OV
OV	9.0V	OV
OV	5.0V	OV
4.5V	1.3V	5.0
(3.6V)	(2.1V)	(4.3)
(O.OV)		14.5
	(0V) 8.5V -8.3V 5.6V -30.6V 0V 0V 0V 0V 0V 0V	(OV) (OV) 8.5V 5.0V -8.3V -5.0V 5.6V -14.2V -30.6V -39.5V OV 9.0V OV 9.0V OV 9.0V OV 9.0V OV 9.0V OV 9.0V OV 9.0V OV 9.0V OV 9.0V

0V 4.6V

4.5V(3.6V) -5.0V

OV

4.1V(2.5V) 0V(4.8V)

4.9V(0V)

5.0V

-0.9

0.9V

5.0V(2.7V)

0V(4.4V)

-9.0V

2.5V

0V(2.6V)

5.0V 5.0V(2.8V

0V(2.8V) 0V 5.0V(2.8V) 0V(2.8V) 5.0V(0V) 5.0V

0V

5.0V

0V -9.0V

4.5V

4.7V

0V 5.0V

5.0V(0V) 0V -0.5V

5.0V(0V) 0V 4.9V

5.0V 0V -4.0V

5.0V 0V -5.0V


2.7V(0V) 0V 5.0V IC109,110

(X25-	3820-00)		
IC1			
5	5.0V(0V)	25~27	5.0V
6	2.5V	28,32	0V
7,10	0V	36	5.0V(0V)
8,9	5.0V	37.39	5.0V
11~13	0V(5.0V)	38	0V
14	5.0(ON)	50.51	4.9V(0V)
	0V(OFF)	52,53	0V
15,19	5.0V	56	-30V
16~18	OV	57	-5.0V
20~24	OV	64	5.0V
IC2			
1,3	5.0V		
2	0V		

	В	С	Е
Q1,2	-26.6V	5.0V	-26.6V
Q3	5.0V(0V)	0V(5.0V)	5.0V
Q4	5.0V	-9 0V(0V)	5.0V


0

PC BOARD (FOIL SIDE VIEW)





55


AE




AM











DP-8020 KENWOOD











DTA124EN

BC

μPD75216ACW-295

BD





BE


2SC945



2SC1740S



M51951ASL




CAUTION: For continued safety, replace safety critical components only with manufacturer's recommended parts (refer to parts list). \triangle Indicates safety critical components. To reduce the risk of electric shock, leakage-current or resistance measurements shall be carried out (exposed parts are acceptably insulated from the supply circuit) before the appliance is returned to the customer.


• DC voltages are as measured with a high impedance voltmeter. Values may vary slightly due to variations between individual instruments or/and units.

DP-8020 KENWOOD

EXPLODED VIEW (MECHANISM)

EXPLODED VIEW (UNIT)





Parts with the exploded numbers larger than 700 are not supplied.

PARTS LIST

* New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts	Parts No.	Description	Desti- nation	Re-
参照番号	位置	新	部品番号	部品名/規格	仕 向	備考
		,	DP-	8020		
202 204 205 206 207	1C 2D 2D,2E 2C 2D	* * * * *	A01-1853-02 A13-1223-02 A13-1224-12 A20-5900-02 A22-1132-12	METALLIC CABINET ASSY FRAME FRAME PANEL SUB PANEL ASSY		
208 210 213 214	2D 2C 1D 1D	* * *	A22-1133-01 A29-0151-04 A70-0308-05 A09-0078-08	SUB PANEL PANEL ASSY(TRAY) REMOCON ASSY(RC-P8020) BATTERY COVER		
217 218 219 220	2C 2C 2D 2C	*	B10-1046-04 B10-1047-04 B12-0066-04 B43-0287-04 B46-0096-13	FRONT GLASS FRONT GLASS INDICATOR KENWOOD BADGE WARRANTY CARD	X	
- - -		* *	B46-0122-13 B46-0143-03 B50-9866-00 B50-9867-00 B50-9868-00	WARRANTY CARD WARRANTY CARD INSTRUCTION MANUAL(ENGLISH) INSTRUCTION MANUAL(FRENCH) INSTRUCTION MANUAL(SPANISH)	E T ME M	
- - -		*	B50-9869-00 B58-0400-04 B58-0895-04	INSTRUCTION MANUAL(G,D,I) CAUTION CARD CAUTION CARD	Е	
223	1 D		D21-1504-03	EXTENSION SHAFT		
226 227 228 228 228	1 D 1 D 1 E 1 E 1 E		E30-0505-05 E30-0977-05 E30-0459-05 E30-1341-05 E30-1416-05	AUDIO CORD CORD WITH PLUG AC POWER CORD AC POWER CORD AC POWER CORD	ME X T	
229 230	2D 2D		E31-4289-05 E31-4790-05	WIRING HARNESS WIRING HARNESS		
235 236 237	1E 2D 1C	*	F11-0440-03 F31-0198-03 F39-0041-03	SHIELDING CASE REINFORCING HARDWARE REINFORCING PLATE		
- - - -		* * *	H01-8637-04 H10-3898-02 H10-3899-02 H20-0554-04 H21-0274-04	ITEM CARTON CASE POLYSTYRENE FOAMED FIXTURE POLYSTYRENE FOAMED FIXTURE PROTECTION COVER PROTECTION SHEET	M	
-			H25-0232-04 H25-0319-04	PROTECTION BAG (235X350X0.03) PROTECTION BAG	XTE	
245 246 247 248 249	2D,2E 2D 1D,2E 1D,2E 1E	*	J02-1002-05 J11-0163-05 J19-0517-05 J19-2855-15 J19-3056-05	F00T WIRE CLAMPER UNIT HOLDER UNIT HOLDER UNIT HOLDER		
250 251 253 254 255	2D 1E 2D,2E 2D,2E 1E	* *	J21-3326-05 J21-5518-04 J30-0270-04 J39-0154-04 J42-0083-05	JACK MOUNTING HARDWARE MOUNTING HARDWARE SPACER SPACER POWER CORD BUSHING		

E: Scandinavia & Europe K: USA

P: Canada M: Other Areas

U: PX(Far East, Hawaii) T: England

UE: AAFES(Europe)

PARTS LIST

* New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne ${\bf Parts\ No.}$ werden nicht geliefert.

	Ref. No. 参照番号	Address 位 置	New Parts 新	Parts No. 部 品 番 号	Description 部 品 名 / 規 格		Re- narks 蕭考
	-			J61-0307-05	WIRE BAND		
	260 261 262 263 264	2C 2C 2C 2D 1D	* * * *	K29-3784-04 K29-3785-04 K29-3786-04 K29-3796-05 K29-3835-04	KNOB(PLAY/PAUSE) KNOB(STOP) KNOB(OPEN/CLOSE) KNOB ASSY KNOB		
A	267 267	1 E 1 E		L01-5602-05 L01-5604-05	POWER TRANSFORMER POWER TRANSFORMER	XTE M	
	A B C D E		*	N09-0301-05 N09-1445-05 N09-2649-05 N89-4008-45 N89-1785-05	TAPTITE SCREW SET SCREW (M3X8) STEPPED SCREW BINDING HEAD TAPTITE SCREW STEPPED SCREW		
	F G H			N88-3010-45 N89-3008-46 N89-3014-46	FLAT HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW		
			L		IT (X25-3820-00)		
	D9			B30-1263-05	LED		
Δ	C1 C2 -5			CE04KW1C330M CK45FF1H103Z	ELECTRO 33UF 16WV CERAMIC 0.010UF Z		
	CN1 CN2			E10-2703-05 E10-1908-05	FLAT CABLE CONNECTOR FLAT CABLE CONNECTOR		
	CP1			R90-0852-05	MULTIPLE RESISTOR		
	S1 -8			S40-1064-05	PUSH SWITCH		
	D1 -8 D1 -8 FL1 IC1 IC2		*	HSS104A 1SS131 FIP9BFM8 UPD75216ACW-295 M51951ASL	DIODE DIODE FLUORESCENT INDICATOR TUBE IC(MICROPROCESSOR) IC(SYSTEM RESET)		
	Q1 ,2 Q1 ,2 Q3 -5			2SC1740S(Q,R) 2SC945(A)(Q,P) DTA124EN	TRANSISTOR TRANSISTOR DIGITAL TRANSISTOR		
	A1			W02-0973-05	ELECTRIC CIRCUIT MODULE		
				CONTROL CIRCUIT	UNIT (X32-1500-22)		
	C5 C6 C7 -9 C10 ,11 C12 ,13			CE04KW1C330M CF92FV1H221J CE04KW1C330M CE04KW1C331M CF92FV1H363J	ELECTRO 33UF 16WV MF 220PF J ELECTRO 33UF 16WV ELECTRO 330UF 16WV MF 0.036UF J		
	C14 ,15 C16 C18 ,19 C20 ,21 C22 ,23			CF92FV1H821J CF92FV1H752J CF92FV1H103J CF92FV1H242J CF92FV1H561J	MF 820PF J MF 7500PF J MF 0.010UF J MF 2400PF J MF 560PF J		
	C24 ,25 C28 -33 C34 ,35 C36 ,37 C38 ,39			C90-1813-05 CF92FV1H471J CF92FV1H221J CE04KW1A101M CE04KW1C221M	ELECTRO 22UF 50WV MF 470PF J MF 220PF J ELECTRO 100UF 10WV ELECTRO 220UF 16WV		

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

: England M: Other Areas

UE : AAFES(Europe)

× New Parts

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

ſ	Ref. No.	Address	New Parts	Parts No.	Descri	ption	Desti- Re- nation marks
	参照番号	位 置	新	部品番号	部品名	/ 規 格	仕 向 備考
	C40 ,41 C42 ,43 C44 ,45 C46 ,47 C48 ,49			CE04KW1H010M CE04KW0J331M CE04KW1C330M CE04KW0J331M CE04KW1A101M	ELECTRO 1.0 ELECTRO 330 ELECTRO 330 ELECTRO 330 ELECTRO 100	OUF 6.3WV JF 16WV OUF 6.3WV	
Δ	C50 ,51 C52 ,53 C54 C55 C56 ,57			CE04KW1C330M CE04KW1A101M CC45FSL1H101J CK45FB1H332K CK45FF1H103Z	CERAMIC 330		
	C58 C59 ,60 C61 C62 C63			CF92FV1H124J CK45FB1H222K CC45FUJ1H330J CC45FUJ1H101J CC45FUJ1H050C	CERAMIC 220 CERAMIC 33E CERAMIC 100	12UF J DOPF K PF J DPF J	
Δ	C66 -68 C69 ,70 C71 ,72 C73 C74			CE04KW1C330M CC45FSL1H090D CE04KW1H010M CK45FF1H103Z CF92FV1H104J	ELECTRO 1.0 CERAMIC 0.0	JF 16WV DPF D DUF 50WV D10UF Z 10UF J	
Δ	C75 C76 C77 C78 -80 C81			CE04KW1C330M CE04KW1E330M CE04KW1H010M CE04KW1C330M CK45FF1H103Z	ELECTRO 33	UF 25WV OUF 50WV	
	C82 ,83 C84 C86 ,87 C88 ,89 C90 -93		*	C90-1805-05 C91-0745-05 CF92FV1H271J CF92FV1H222J CF92FV1H272J	CERAMIC 100 MF 270 MF 220	OUF 25WV OPF K OPF J OOPF J	
Δ	C94 C95 C96 C97 C98		*	CK45FF1H103Z CE04KW1H010M CE04KW1H010M CF92FV1H103J CE04KW1H2R2M	ELECTRO 1.0 ELECTRO 1.0 MF 0.0	010UF Z 0UF 50WV 0UF 50WV 010UF J 2UF 50WV	
₾	C101,102 C103 C104 C105 C106			CE04KW1C330M CK45FF1H103Z CE04KW1HR47M CE04KW1A101M CF92FV1H103J	ELECTRO 0. ELECTRO 10	UF 16WV 010UF Z 47UF 50WV 0UF 10WV 010UF J	
	C108-112 C113 C114 C115 C116			CE04KW1C330M CC45FSL1H180J CE04KW1A101M CE04KW1C330M C91-0668-05	ELECTRO 33		
A	C117,118 C119 C120,121 C122 C123			CK45FF1H103Z CE04KW1C330M CC45FSL1H150J CF92FV1H333J C90-1349-05	ELECTRO 33 CERAMIC 15	PF J 033UF J	
	C124,125 C126 C127 C128 C129			CE04KW1C330M C90-1350-05 CF92FV1H223J CF92FV1H152J CF92FV1H222J	NP-ELEC 2. MF 0. MF 15	UF 16WV 2UF 50WV 022UF J 00PF J 00PF J	

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

M: Other Areas

UE : AAFES(Europe)

PARTS LIST

× New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne $\mbox{\bf Parts}~\mbox{\bf No}.$ werden nicht geliefert.

Ref. No.	Address		Parts No.	De	scription		Desti-	Re-
参照番号	位 置	Parts 新	部品番号	部品	名/規	格	nation 仕 向	mark! 備考
C130 C131 C132 C133,134 C135			C91-0676-05 C91-0668-05 CK45FF1H103Z CC45FSL1H101J C90-1331-05	CERAMIC CERAMIC CERAMIC CERAMIC NP-ELEC	0.01UF 0.0047UF 0.010UF 100PF 0.47UF	K K Z J 50WV		
C136 C137,138 C139 C140 C141		. Approximate	CK45FF1H103Z CF92FV1H822J C90-1331-05 CC45FSL1H470J CE04KW1A101M	CERAMIC MF NP-ELEC CERAMIC ELECTRO	0.010UF 8200PF 0.47UF 47PF 100UF	Z J 50WV J 10WV		
C142 C143,144 C145 C146 C147			C90-1349-05 CE04KW1C330M CF92FV1H124J C90-1349-05 C90-1351-05	NP-ELEC ELECTRO MF NP-ELEC NP-ELEC	1UF 33UF 0.12UF 1UF 3.3UF	50WV 16WV J 50WV 50WV		
C148 C149 C151 C152 C153			CF92FV1H104J CK45FB1H821K CC45FSL1H121J CF92FV1H104J CK45FF1H103Z	MF CERAMIC CERAMIC MF CERAMIC	0.10UF 820PF 120PF 0.10UF 0.010UF	J K J J Z		
C154 C157 C160 C164 C201-204			CE04KW1J330M CE04KW1V100M C90-1350-05 CE04KW1E330M CF92FV1H103J	ELECTRO ELECTRO NP-ELEC ELECTRO MF	33UF 10UF 2.2UF 33UF 0.010UF	63WV 35WV 50WV 25WV J		
C205,206 C207,208 C209-212 C213,214 C301-303			C90-1455-05 C90-1349-05 CE04KW1C330M C90-1456-05 C91-0971-05	NP-ELEC NP-ELEC ELECTRO NP-ELEC FILM	0.1UF 1UF 33UF 0.22UF 0.01UF	50WV 50WV 16WV 50WV 250WV		
C304,305 C306,307 C308-311 C312 C313		The state of the s	CF92FV1H103J CE04KW1E102M CF92FV1H103J CE04KW1C221M CE04KW1H470M	MF ELECTRO MF ELECTRO ELECTRO	0.010UF 1000UF 0.010UF 220UF 47UF	J 25WV J 16WV 50WV		
C314-317 C318			CE04KW1A222M CF92FV1H105J	ELECTRO MF	2200UF 1.0UF	10WV J		
CN1 CN2 J203 J301 J302	1 D 1 E 1 E		E10-2703-05 E10-1907-05 E11-0190-05 E13-1404-05 E11-0188-05	FLAT CABLE CONTROL CABLE CONTROL CABLE CONTROL CABLE C	ONNECTOR HONES) P)(LINE O			
L1 -3 L4 L5 -8 L9 ,10 L11 ,12			L40-1011-17 L32-0328-15 L40-1011-17 L40-3301-16 L40-1011-17	SMALL FIXED OSCILATING CO SMALL FIXED SMALL FIXED SMALL FIXED	DIL INDUCTOR(INDUCTOR(100UH,K) 33UH,K)		
L14 L101 L311 X1			L40-1011-17 L40-1001-17 L79-0733-05 L77-1159-05	SMALL FIXED SMALL FIXED LINE FILTER CRYSTAL RESO	INDUCTOR(
R8 ,9 R13 ,14 R15 -18			RD14AB2E220J RN14BK2C4220F RN14BK2C1001F	FL-PROOF RD RN RN	22 422.0 1.00K	J 1/4W F 1/6W F 1/6W		

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

nd M: Other Areas

UE: AAFES(Europe)

* New Parts

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address		Parts No.	Description	Desti- Re-
参照番号	位 置	Parts 新	部品番号	部品名/規格	nation mark 仕 向 備考
R19 ,20 R21 ,22 R29 -32 R33 ,34 R35 ,36			RN14BK2C2371F RN14BK2C1001F RN14BK2C1001F RN14BK2C1003F RN14BK2C10R0F	RN 2.37K F 1/6W RN 1.00K F 1/6W RN 1.00K F 1/6W RN 100K F 1/6W RN 100 F 1/6W	
R39 ,40 R41 ~46 R70 R75 R92			R92-0393-05 RN14BK2C1963F RN14BK2C1004F RS14KB3A560J RS14KB3A101J	RD 3.0K J 1/2W RN 196K F 1/6W RN 1.00M F 1/6W FL-PROOF RS 56 J 1W FL-PROOF RS 100 J 1W	
VR1 -6 VR101-103 VR104 VR201	1 D	*	R12-5070-05 R12-3126-05 R12-3128-05 R29-9024-05	TRIMMING POT.(MSB,2SB,3SB) TRIMMING POT.(10K/F,T GAIN) TRIMMING POT.(22K/TE,BAL) POTENTIOMETER(3KX2/OP LEVEL)	
K1 S1 S2	1E		S51-2089-05 S40-1103-05 S31-2131-05	MAGNETIC RELAY PUSH SWITCH (POWER TYPE) SLIDE SWITCH (POWER TYPE)	M
D1 ,2 D1 ,2 D3 ,4 D3 ,4			HZS8.2N(B) RD8.2ES(B) HZS4.7N(B) RD4.7ES(B) HZS13N(B2)	ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE	
D5 ,6 D7 D7 D8 D8			RD13ES(B2) HZS5.6N(B2) RD5.6ES(B2) HSS104 1SS133	ZENER DIODE ZENER DIODE ZENER DIODE DIODE DIODE	
D9 D10 ,11 D10 ,11 D12 ,13 D12 ,13			1SV147 HZS11N(B2) RD11ES(B2) HZS5.1N(B2) RD5.1ES(B2)	VARISTOR ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE	
D14 ,15 D14 ,15 D16 -19 D16 -19 D106			HZS5.6N(B2) RD5.6ES(B2) HSS104 1SS133 HZS5.6N(B2)	ZENER DIODE ZENER DIODE DIODE DIODE ZENER DIODE	
D106 D107 D107 D108 D108			RD5.6ES(B2) HSS104 1SS133 HZS30N(B) RD30ES(B)	ZENER DIODE DIODE DIODE ZENER DIODE ZENER DIODE	
D109 D109 D110-112 D110-112 D115-119			HZS7.5S(B) RD7.5JS(B) HZS4.7N(B) RD4.7ES(B) HSS104	ZENER DIODE ZENER DIODE ZENER DIODE ZENER DIODE DIODE	
D115-119 D201-204 D201-204 D301-304 D305			1SS133 HSS104 1SS133 S5566B HSS104A	DIODE DIODE DIODE DIODE	
D305 D306-310			1SS131 S5566B	DIODE DIODE	

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

M: Other Areas

PARTS LIST

× New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address No	ew	Parts No.	Description	Desti- nation	Re- marks
参照番号		新	部品番号	部品名/規格		備考
IC1 IC2 -5 IC6 ,7 IC8 IC9			NJM4565D NJM5532D-D PCM1701P NJM4565D SM5813AP	IC(OP AMP X2) IC(OP AMP X2) IC IC(OP AMP X2) IC(OP AMP X2) IC(8FS DIGITAL FILTER)		
IC10 IC11 IC12 IC13 IC14		*	TC74HCU04AP CXD1165Q NJM4565D KAG01 NJM4565D	IC(CMOS INVERTER) IC(DIGITAL SIGNAL PROCESSOR) IC(OP AMP X2) CUSTOM IC IC(OP AMP X2)		
IC15 IC101 IC102 IC103 IC104			TC74HC00AP NJM4558D UPD4053BC CXA1244S CXA1081S	IC(QUAD 2-INPUT NAND GATE) IC(OP AMP X2) IC(3-INPUT 2CH MPX/DE-MPX) IC(SERVO SIGNAL PROCESSOR) IC(RF AMP)		
IC105 IC106 IC107 IC108 IC109,110			NJM4558D TC74HC00AP LA6500 UPC4570C-A NJM4558D	IC(OP AMP X2) IC(QUAD 2-INPUT NAND GATE) IC(OP AMP)(5P/SIGNAL FOWER) IC(OP AMP X2) IC(OP AMP X2)		
IC201 Q1 Q2 Q3 Q4			NJM4565D 2SB941 2SD1266 DTC124EN 2SC1740S(Q,R)	IC(OP AMP X2) TRANSISTOR TRANSISTOR DIGITAL TRANSISTOR TRANSISTOR		
Q4 Q5 ,6 Q7 ,8 Q9 ,10 Q11 ,12			2SC945(A)(Q,P) 2SC2878(B) 2SA1206 2SK246 2SK152	TRANSISTOR TRANSISTOR TRANSISTOR FET FET		
Q13 -16 Q17 Q18 Q19 Q20 ,21			2SC3940A 2SA1534A 2SC3940A 2SK246 2SA733(A)(Q,P)	TRANSISTOR TRANSISTOR TRANSISTOR FET TRANSISTOR		
920 ,21 922 9101 9102 9103			2SA933S(Q,R) DTA124EN 2SA1534A 2SC3940A 2SD1944	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
Q104,105 Q106 Q107 Q108 Q109			2SA1534A 2SC3940A 2SA1534A 2SC3940A 2SA1534A	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
Q110 Q111 Q112 Q113 Q114			2SC3940A 2SA1534A 2SC3940A 2SA1534A 2SC3940A	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
Q115 Q116 Q117 Q117 Q118			2SA1534A 2SC3940A 2SC1740S(Q,R) 2SC945(A)(Q,P) 2SA1534A	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

: England M: Other Areas

UE: AAFES(Europe)

PARTS LIST

× New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le ${\bf Parts}\ {\bf No}.$ ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address		Parts No.	Description	Desti- nation	Re- mark
参照番号	位置	Parts 新	部品番号	部品名/規格		備考
Q119 Q119 Q201,202 Q203,204			2SC1740S(Q,R) 2SC945(A)(Q,P) 2SC3940A 2SA1534A	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		
A 1	1E]	W02-1036-05	TRANSMITTING ASSY(OPTICAL)		
MECHANISM ASS'Y (X92-1320-02)						
11	2A,3B		B09-0088-04	CAP		
1 2 3 4 5	3A 1B 1B 2A 2B	*	D02-0085-04 D10-2231-04 D10-2233-04 D10-2234-03 D10-2235-13	TURNTABLE PLATTER ARM ASSY ROD SLIDER (L,CLAMP) SLIDER (R,CLAMP)		
6 7 8 9	1A 3B 3A,3B 1B 1B	*	D10-2237-13 D10-2238-04 D10-2270-04 D13-0725-04 D13-0726-03	ARM RØD RØD GEAR GEAR (MAIN)		
12 13 15 16 17	1 B 1 B 1 B 2 B 2 B		D13-0743-04 D19-0253-24 D13-0744-04 D15-0285-04 D15-0286-04	WORM WIRE (WITH SPRING) GEAR PULLEY PULLEY		
18 19 20 21 25	2B 2B 1B 2B 1B		D15-0287-04 D15-0288-04 D15-0289-04 D16-0192-04 D23-0237-04	PULLEY PULLEY MOTOR PULLEY BELT RETAINER (TRAY)		
26 27	3B 3B		D23-0238-05 D32-0177-04	RETAINER STOPPER		
28 29 30 31 32	1A,1B 1B 3A,3B 3B 1A		G11-1302-04 G11-1321-14 G11-1322-14 G01-2105-04 G01-2281-04	CUSHION (ROD) CUSHION CUSHION COMPRESSION SPRING EXTENSION SPRING		
33 34	2A 2B		G01-2282-04 G01-2283-04	COMPRESSION SPRING COMPRESSION SPRING(BLACK)		
35 36 37 38 39	2A 2A,2B 1A 3B 3B	*	J19-3119-04 J02-0192-05 J11-0137-03 J19-2874-04 J19-3058-15	HOLDER INSULATOR CLAMPER HOLDER (TURN TABLE) HOLDER		
40 41 42 43 44	2B 2A,2B 3B 1A 1A	* *	J25-6316-15 J42-0165-04 J91-0347-05 J99-0056-11 J99-0071-04	PRINTED WIRING BOARD ASSY BUSHING PICKUP TRAY TRAY ASSY		
- -			J61-0019-05 J61-0307-05	WIRE BAND WIRE BAND		
45 46	2A 3B	*	L90-0019-08 L90-0020-08	COIL		
51	1A,3B		N19-0891-04	FLAT WASHER		

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

M: Other Areas

PARTS LIST

× New Parts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le ${\bf Parts}\ {\bf No}.$ ne sont pas fournis.

Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address		Parts No.	Description	Desti- Re-
参照番号	位 置	Parts 新	部品番号	部品名/規格	nation mark 仕 向備者
53 55 56	2A,2B 1A 2B 3B 1B		N19-0921-04 N19-0945-04 N19-1212-04 N19-0143-04 N19-1211-04	FLAT WASHER FLAT WASHER FLAT WASHER FLAT WASHER FLAT WASHER FLAT WASHER	
B R S U V		*	N09-2714-05 N09-2593-05 N09-2591-05 N09-2675-05 N29-0067-05	STEPPED SCREW TAPTITE SCREW TAPTITE SCREW TAPTITE SCREW PUSH RIVET (3.5X4.5)	
R1			RS14KB3A470J	FL-PROOF RS 47 J 1W	
61	1B,2B		S33-1017-05	LEVER SWITCH	
64 65 66	1B 1B 3A 2A 3B	*	T42-0485-04 T42-0498-04 T42-0499-14 T50-1049-05 T50-1050-05	MOTOR ASSY (CLAMP) MOTOR ASSY (LOADING) MOTOR ASSY (DISC) YOKE ASSY YOKE ASSY	
72 M1 M2	1 A 1 A 1 B 1 B 3 A		T50-1041-04 T99-0222-05 T42-0439-05 T42-0486-05 T42-0496-05	YOKE MAGNET DC MOTOR(CLAMP) DC MOTOR(LOADING) DC MOTOR(DISK)	
D1-3			S5566B	DIODE	

E: Scandinavia & Europe K: USA

P: Canada

U: PX(Far East, Hawaii) T: England

M: Other Areas

SPECIFICATIONS

[Format]	Output
Type Compact disc player	LINE (FIXED)
Read system Non-contact optical pick-up	DIGITAL (OPTICAL)15 dBm ~ -21 dBm
Rotational speed About 200 to 500 rpm	Headphone jack
[Audio] Frequency response 2 Hz \sim 20 kHz \pm 0.5 dB	[General]
Signal-to-noise ratio more than 113 dB	Power consumption25 W
Total harmonic distortion 0.0013% at 1 kHz	Dimensions W: 440 mm
Channel separation more than 110 dB at 1 kHz	H: 132 mm
Wow & flutter Below measurable limit	D: 381 mm
	Weight 10.1 kg
Note:	To all the state of the state o
KENWOOD follow a policy of continuous advancements in develop	ment. For this reason specifications may be changed without notice.

Note:

Component and circuitry are subject to modification to insure best operation under differing local conditions. This manual is based on, the Other Areas (M) standard, and provides information on regional circuit modification through use of alternate schematic diagrams, and information on regional component variations through use of parts list.

KENWOOD CORPORATION Shionogi Shibuya Building, 17-5, 2-chome Shibuya, Shibuya-ku, Tokyo 150, Japan

KENWOOD U.S.A. CORPORATION 2201 East Dominguez Street, Long Beach, CA 90810; 550 Clark Drive, Mount Olive, NJ 07828, U.S.A.

KENWOOD ELECTRONICS CANADA INC.

P.O. BOX 1075, 959 Gana Court, Mississauga, Ontario, Canada L4T 4C2 TRIO-KENWOOD U.K. LTD.

KENWOOD HOUSE, Dwight Road, Watford, Herts., WD1 8EB United Kingdom

KENWOOD ELECTRONICS BENELUX N.V.

Mechelsesteenweg 418 B-1930 Zaventem, Belgium KENWOOD ELECTRONICS DEUTSCHLAND GMBH

Rembrücker-Str. 15, 6056 Heusenstamm, West Germany

TRIO-KENWOOD FRANCE S.A.

13 Boulevard Ney, 75018 Paris, France

KENWOOD LINEAR S.p.A.

20125, MILANO-VIA ARBE, 50, ITALY KENWOOD ELECTRONICS AUSTRALIA PTY, LTD. (INCORPORATED IN N.S.W.) 4E Woodcock Place, Lane Cove, N.S.W. 2066, Australia

KENWOOD & LEE ELECTRONICS, LTD.

Wang Kee Building, 4th Floor, 34-37, Connaught Road, Central, Hong Kong